Using the inter- and intra-switch regularity in NoC switch testing

This paper proposes an efficient test methodology to test switches in a Network-on-Chip (NoC) architecture. A switch in an NoC consists of a number of ports and a router. Using the intra-switch regularity among ports of a switch and inter-switch regularity among routers of switches, the proposed method decreases the test application time and test data volume of NoC testing. Using a test source to generate test vectors and scan-based testing, this methodology broadcasts test vectors through the minimum spanning tree of the NoC and concurrently tests its switches. In addition, a possible fault is detected by comparing test results using the inter- or intra- switch comparisons. The logic and memory parts of a switch are tested by appropriate memory and logic testing methods. Experimental results show less test application time and test power consumption, as compared with other methods in the literature.

• Type: Conference
• Year: 2007
• Where: DATE
• Authors: Mohammad Hosseinabady, Atefe Dalirsani, Zainalabedin Navabi
• Keywords: DATE 2007, Efficient Test Methodology, Hardware, Test Application Time, Test Vectors