Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures

To provide high dependability in a multithreaded system despite hardware faults, the system must detect and correct errors in its shared memory system. Recent research has explored dynamic checking of cache coherence as a comprehensive approach to memory system error detection. However, existing coherence checkers are costly to implement, incur high interconnection network traffic overhead, and do not scale well. In this paper, we describe the Token Coherence Signature Checker (TCSC), which provides comprehensive, low-cost, scalable coherence checking by maintaining signatures that represent recent histories of coherence events at all nodes (cache and memory controllers). Periodically, these signatures are sent to a verifier to determine if an error occurred. TCSC has a small constant hardware cost per node, independent of cache and memory size and the number of nodes. TCSC’s interconnect bandwidth overhead has a constant upper bound and never exceeds 7% in our experiments. TCSC has...

• Type: Conference
• Year: 2007
• Where: HPCA
• Authors: Albert Meixner, Daniel J. Sorin
• Keywords: Cache Coherence, Computer Architecture, HPCA 2007, Scalable Coherence Checking, Token Coherence Signature