An Array Allocation Scheme for Energy Reduction in Partitioned Memory Architectures

This paper presents a compiler technique that reduces the energy consumption of the memory subsystem, for an off-chip partitioned memory architecture having multiple memory banks and various lowpower operating modes for each of these banks. More specifically, we propose an efficient array allocation scheme to reduce the number of simultaneously active memory banks, so that the other memory banks that are inactive can be put to low power modes to reduce the energy. We model this problem as a graph partitioning problem, and use well known heuristics to solve the same. We also propose a simple Integer Linear Programming (ILP) formulation for the above problem. Our approach achieves, on an average, 20% energy reduction over the base scheme, and 8% to 10% energy reduction over previously suggested methods. Further, the results obtained using our heuristic are within 1% of optimal results obtained by using our ILP method.

• Type: Conference
• Year: 2007
• Where: CC
• Authors: K. Shyam, R. Govindarajan
• Keywords: Active Memory Banks, CC 2007, Memory Banks, Multiple Memory Banks, Programming Languages