Sciweavers

IEICET
2007

A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation

14 years 15 days ago
A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation
Ching-Yuan Yang, Jung-Mao Lin
Added 14 Dec 2010
Updated 14 Dec 2010
Type Journal
Year 2007
Where IEICET
Authors Ching-Yuan Yang, Jung-Mao Lin
Comments (0)