Addressing thermal and power delivery bottlenecks in 3D circuits

— The enhanced packing densities facilitated by 3D integrated circuit technology also has an unwanted side-effect, in the form of increasing the amount of current per unit footprint of the chip, as compared to a 2D design. This has ramifications on two critical issues: firstly, it means that more heat is generated per unit footprint, potentially leading to thermal problems, and secondly, more current must be supplied per package pin, leading to possible power delivery bottlenecks. This paper presents an overview of the challenges and solutions in the domain of addressing these two issues in 3D integrated circuits.

• Type: Conference
• Year: 2009
• Where: ASPDAC
• Authors: Sachin S. Sapatnekar
• Keywords: ASPDAC 2009, Enhanced Packing Densities, Hardware, Integrated Circuits, Unit Footprint