Analysis of dynamic voltage/frequency scaling in chip-multiprocessors

Fine-grained dynamic voltage/frequency scaling (DVFS) demonstrates great promise for improving the energy-efficiency of chip-multiprocessors (CMPs), which have emerged as a popular way for designers to exploit growing transistor budgets. We examine the tradeoffs involved in the choice of both DVFS control scheme and method by which the processor is partitioned into voltage/frequency islands (VFIs). We simulate real multithreaded commercial and scientific workloads, demonstrating the large real-world potential of DVFS for CMPs. Contrary to the conventional wisdom, we find that the benefits of per-core DVFS are not necessarily large enough to overcome the complexity of having many independent VFIs per chip. Categories and Subject Descriptors C.4 [Performance of Systems]: Design studies General Terms Design, Performance Keywords Dynamic voltage/frequency scaling, chip-multiprocessor

• Type: Conference
• Year: 2007
• Where: ISLPED
• Authors: Sebastian Herbert, Diana Marculescu
• Keywords: DVFS Control Scheme, Dynamic Voltage/frequency, Fine-grained Dynamic Voltage/frequency, Hardware, ISLPED 2007