Artificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA

In this paper we present and analyze an artificial neural network hardware engine, its architecture and implementation. The engine was designed to solve performance problems of the serial software implementations. It is based on a hierarchical parallel and parameterized architecture. Taking into account verification results, we conclude that this engine improves the computational performance, producing speedups from 52.3 to 204.5 and its architectural parameterization provides more flexibility.

• Type: Conference
• Year: 2005
• Where: PREMI
• Authors: Milene Barbosa Carvalho, Alexandre Marques Amaral, Luiz Eduardo da Silva Ramos, Carlos Augusto Paiva da Silva Martins, Petr Ekel
• Keywords: Network Hardware Engine, Parameterized Architecture, PREMI 2005, Serial Software Implementations