Automatic Test Program Generation from RT-Level Microprocessor Descriptions

The paper addresses the issue of microprocessor and microcontroller testing, and follows an approach based on the generation of a test program. The proposed method relies on two phases: in the first, a library of code fragments (named macros) is generated by hand based on the knowledge of the instruction set, only. In the second phase, an optimization algorithm is run to suitably select macros and values for their parameters. The algorithm only relies on RT-level information, and exploits a suitable RT-level fault model to guide the test program generation. A major advantage of the proposed approach lies in the fact that it does not require any knowledge about the low level implementation of the processor. Experimental results gathered on an i8051 model using a prototypical implementation of the approach show that it is able to generate test programs whose gate-level fault coverage is higher than the one obtained by comparable gatelevel ATPG tools, while the computational effort and t...

• Type: Conference
• Year: 2002
• Where: ISQED
• Authors: Fulvio Corno, Gianluca Cumani, Matteo Sonza Reorda, Giovanni Squillero
• Keywords: Generated Test Program, Hardware, ISQED 2002, Test Program, Test Program Generation