BIST-BASED Group Testing for Diagnosis of Embedded FPGA Cores

A group testing-based BIST technique to identify faulty hard cores in FPGA devices is presented. The method provides for isolation of faults in embedded cores as demonstrated by experiments on the Virtex-5 family of Xilinx FPGAs. High-level HDL code is developed to instantiate a Finite State Machine (FSM) which generates the test inputs for the Blocks Under Test (BUTs). The BUTs are divided into groups of four and at the end of a single stage of testing, up to 2 faulty BUTs are isolated successfully in each group of four. Experiments conducted show efficient fault isolation with a maximum of 30% area overhead under testing conditions. Isolation of faulty DSP cores is rapidly achieved without any permanent area cost. The approach can be readily extended to other embedded cores such as Block RAMs and Multipliers, thus providing a fast, efficient technique for testing prior to System On a Programmable Chip (SoPC) implementation on state of the art SRAM FPGAs.

• Type: Conference
• Year: 2008
• Where: CSREAESA
• Authors: Alireza Sarvi, Carthik A. Sharma, Ronald F. DeMara
• Keywords: CSREAESA 2008, Embedded Cores, Embedded Systems, Faulty Dsp Cores, Faulty Hard Cores