Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

123

Voted

PACS
2004
Springer

102views Hardware» more PACS 2004»

Bit-Sliced Datapath for Energy-Efficient High Performance Microprocessors

15 years 11 months ago

Bit-Sliced Datapath for Energy-Efficient High Performance Microprocessors

Download caps.cs.binghamton.edu

Sumeet Kumar, Prateek Pujara, Aneesh Aggarwal

Real-time Traffic

Hardware | PACS 2004 |

claim paper

Related Content

» An ILPbased scheduling scheme for energy efficient high performance datapath synthesis

» Energy Efficient Scheduling for Datapath Synthesis

» Runtime identification of microprocessor energy saving opportunities

» CPack A HighPerformance Microprocessor Cache Compression Algorithm

» Energyoptimized high performance FFT processor

» Macrodriven circuit design methodology for highperformance datapaths

» Design and Implementation of a HighPerformance Microprocessor Cache Compression Algorithm

» Decode filter cache for energy efficient instruction cache hierarchy in super scalar archi...

» High performance currentmode differential logic

Post Info
More Details (n/a)

Added	02 Jul 2010
Updated	02 Jul 2010
Type	Conference
Year	2004
Where	PACS
Authors	Sumeet Kumar, Prateek Pujara, Aneesh Aggarwal

Comments (0)