| Clock Period Minimization of Semi-Synchronous Circuits by Gate-Level Delay Insertion Recent countries visiting this post |  |
 | 3 | United States |
| Clock Period Minimization of Semi-Synchronous Circuits by Gate-Level Delay Insertion Recent countries visiting this post | |
| 3 | United States |