Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution

Influence of manufacturing variability on circuit performance has been increasing because of finer manufacturing process and lowered supply voltage. In this paper, we focus on mesh-style clock distribution which is believed to be effective for reducing clock skew, and we evaluate clock skew considering manufacturing and design variabilities. Considering MOS transistor variation - random and spatially-correlated variation - and non-uniform flip-flop (FF) placement, we demonstrate that spatially-correlated variation and severe non-uniform FF distribution can be major sources of clock skew. We also examine the dependency of clock skew on design parameters, and reveal that finer clock mesh does not necessarily reduce clock skew.

• Type: Conference
• Year: 2008
• Where: ISQED
• Authors: Shinya Abe, Masanori Hashimoto, Takao Onoye
• Keywords: Clock Skew, Hardware, ISQED 2008, Mesh-style Clock Distribution, Skew Considering Manufacturing