CMOS Comparators for High-Speed and Low-Power Applications

14 years 7 months ago

Download iccd.et.tudelft.nl

— In this paper, we present two designs for CMOS comparators: one which is targeted for high-speed applications and another for low-power applications. Additionally, we present hierarchical pipelined comparators which can be optimized for delay, area, or power consumption by using either design in different stages. Simulation results for our fastest hierarchical 64-bit comparator with

Eric Menendez, Dumezie Maduike, Rajesh Garg, Sunil

Real-time Traffic

CMOS Comparators | Hardware | Hierarchical 64-bit Comparator | Hierarchical Pipelined Comparators | ICCD 2006 |

claim paper

» LowPower HighSpeed CMOS VLSI Design

» Novel Architectures for HighSpeed and LowPower 32 42 and 52 Compressors

» CMOS flash analogtodigital converter for high speed and low voltage applications

» Fully depleted CMOSSOI device design guidelines for low power applications

» MixedVth MVT CMOS Circuit Design Methodology for Low Power Applications

» A high speed and area efficient onchip analog waveform extractor

» Bootstrapped fullswing CMOS driver for low supply voltage operation

» Skewed CMOS NoiseImmune HighPerformance LowPower Static Circuit Family

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2006
Where	ICCD
Authors	Eric Menendez, Dumezie Maduike, Rajesh Garg, Sunil P. Khatri

Comments (0)

Sciweavers

CMOS Comparators for High-Speed and Low-Power Applications

CMOS Comparators | Hardware | Hierarchical 64-bit Comparator | Hierarchical Pipelined Comparators | ICCD 2006 |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers