CMOS gate modeling based on equivalent inverter

A method for modeling complex CMOS gates by the reduction of each gate to an effective equivalent inverter is introduced. The conducting and parasitic behavior of parallel and serially connected transistors is accurately analyzed and an equivalent transistor is extracted for each case, taking into account the actual operating conditions of each device in the structure. The accuracy of the method is validated by the results for two submicron technologies and its efficiency as a technique that can improve existing timing simulators is demonstrated.

• Type: Conference
• Year: 1999
• Where: ISCAS
• Authors: Alexander Chatzigeorgiou, Spiridon Nikolaidis, Ioannis Tsoukalas, Odysseas G. Koufopavlou
• Keywords: Complex Cmos Gates, Effective Equivalent Inverter, Equivalent Transistor, Hardware, ISCAS 1999