Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
27
click to vote
CDES
2006
favorite
Email
discuss
report
87
views
Hardware
»
more
CDES 2006
»
A Configuration Concept for a Massively Parallel FPGA Architecture
13 years 10 months ago
Download
ww1.ucmss.com
Sandeep Kumar, Christof Paar, Jan Pelzl, Gerd Pfei
Real-time Traffic
CDES 2006
|
CDES 2007
|
Massively Parallel
|
Programmable Logic Devices
|
Reconfigurable Architecture
|
claim paper
Related Content
»
Scalable mpNoC for massively parallel systems Design and implementation on FPGA
»
IP Based Configurable SIMD Massively Parallel SoC
»
A scalable configurable architecture for the massively parallel GCA model
»
Design of a Massively Parallel Vision Processor based on MultiSIMD Architecture
»
Massively parallel processing on a chip
»
Virtual FPGAs Some Steps Behind the Physical Barriers
»
A multiprocessor architecture for the massively parallel model GCA
»
A Massively Parallel Architecture for Bioinformatics
»
Architectural Frameworks for MPP Systems on a Chip
more »
Post Info
More Details (n/a)
Added
30 Oct 2010
Updated
30 Oct 2010
Type
Conference
Year
2006
Where
CDES
Authors
Sandeep Kumar, Christof Paar, Jan Pelzl, Gerd Pfeiffer, Manfred Schimmler
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision