Constructing Current-Based Gate Models Based on Existing Timing Library

Current-based gate modeling achieves a new level of accuracy in nanoscale design timing and signal integrity analysis. However, to generate current-based gate models requires additional pre-characterization of the gate, e.g., in the form of a new or an extended timing library format. We construct current-based gate models based on the existing Liberty timing library format without further pre-characterization. We present an inverse problem formulation, and propose to solve the problem by quadratic polynomial regression. Our constructed current-based gate models find applications in timing, power, and signal integrity verifications for improved accuracy in library-compatible flows, e.g., to include power supply voltage drop effect in gate delay calculation without further pre-characterization, to calculate gate supply current, etc. Our experimental results show our constructed currentbased gate models achieve slightly less accurate results, e.g., within 4.6%(8.6%), than pre-characte...

• Type: Conference
• Year: 2006
• Where: ISQED
• Authors: Andrew B. Kahng, Bao Liu, Xu Xu
• Keywords: Current-based Gate, Current-based Gate Models, Gate, Hardware, ISQED 2006