Design and Implementation of a Radix-4 Complex Division Unit with Prescaling

—We present a design and implementation of a radix-4 complex division unit with prescaling of the operands. Specifically, we extend the treatment of the residual bound and errors due to the use of truncated redundant representation. The requirements for prescaling tables are simplified and a detailed specification of the table design is given. All principal components used in the design are described and the proposed optimizations are explained. The target platform for implementation was an Altera Stratix II FPGA [15] for which we report timing and area requirements. For a precision of 36 bits, the implementation uses 1185 ALUTs, achieving a latency of 157 ns. The maximum clock frequency is 173.49 MHz.

• Type: Conference
• Year: 2009
• Where: ASAP
• Authors: Pouya Dormiani, Milos D. Ercegovac, Jean-Michel Muller
• Keywords: Altera Stratix II, ASAP 2009, Complex Division Unit, Computer Science, Maximum Clock Frequency