Design Challenges for High Performance Nano-Technology

This tutorial present the key aspects of design challenges and its solutions that are being experienced in VLSI design in the era of nano technology. The focus will be on design challenges that are experienced in microprocessor designs. It will capture the design issues in the areas of high level architectural modeling, design for manufacturability (DFM), layout synthesis, standard cell design, and performance verification. It will describe the requirements to meet power, timing, physical dimension and process portability goals with nano-technology. It will also address the pre and post silicon verification difficulties that have a direct impact on taking the product to market. This tutorial covers the following main topics in detail: • Expectation from the VLSI product (Moore’s law, Higher performance, higher clock speed, smaller die, lower dynamic and static power, higher reliability) • High level Modeling Challenges that includes power modeling, performance analysis, DFT and ...

• Type: Conference
• Year: 2006
• Where: VLSID
• Authors: Goutam Debnath, Paul J. Thadikaran
• Keywords: Computer Architecture, Design Challenges, Performance Verification, Standard Cell, VLSID 2006