Deterministic Logic BIST for Transition Fault Testing

BIST is an attractive approach to detect delay faults due to its inherent support for at-speed test. Deterministic logic BIST (DLBIST) is a technique which was successfully applied to stuck-at fault testing. As delay faults have lower random pattern testability than stuck-at faults, the need for DLBIST schemes is increased. Nevertheless, an extension to delay fault testing is not trivial, since this necessitates the application of pattern pairs. Consequently, delay fault testing is expected to require a larger mapping effort and logic overhead than stuck-at fault testing. In this paper, we consider the so-called transition fault model, which is widely used for complexity reasons. We present an extension of a DLBIST scheme for transition fault testing. Functional justification is used to generate the required pattern pairs. The efficiency of the extended scheme is investigated by using industrial benchmark circuits.

• Type: Conference
• Year: 2006
• Where: ETS
• Authors: Valentin Gherman, Hans-Joachim Wunderlich, Jürgen Schlöffel, Michael Garbers
• Keywords: Delay Fault, ETS 2006, Fault Testing, Hardware, Stuck-at Fault