| ESD protection design for I/O cells in sub-130-nm CMOS technology with embedded SCR structure Recent countries visiting this post |  |
 | 2 | United States |
 | 1 |
| ESD protection design for I/O cells in sub-130-nm CMOS technology with embedded SCR structure Recent countries visiting this post | |
| 2 | United States |
| 1 |