Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design

We present a technique for fast estimation of the power consumed by the cache and bus sub-system of a parameterized system-on-a-chip design for a given application. The technique uses a two-step approach of first collecting intermediate data about an application using simulation, and then using equations to rapidly predict the performance and power consumption for each of thousands of possible configurations of system parameters, such as cache size and associativity and bus size and encoding. The estimations display good absolute as well as relative accuracy for various examples, and are obtained in dramatically less time than other techniques, making possible the future use of powerful search heuristics. Keywords System-on-a-chip, low power, estimation, intellectual property, cache, on-chip bus.

• Type: Conference
• Year: 2000
• Where: DATE
• Authors: Jörg Henkel, Tony Givargis, Frank Vahid
• Keywords: Bus Sub-system, Cache Size, DATE 2000, Hardware, Parameterized System-on-a-chip Design