Fast Electrical Correction Using Resizing and Buffering

14 years 10 months ago

Download www.cecs.uci.edu

Current design methodologies are geared towards meeting different design criteria, such as delay, area or power. However, in order to correctly identify the critical parts of a circuit for optimization, the circuit has to be electrically clean

Shrirang K. Karandikar, Charles J. Alpert, Mehmet

Real-time Traffic

ASPDAC 2007 | Current Design Methodologies | Electrical Violation | Electrical Violation Eliminator | Hardware |

claim paper

Related Content

» An electric fence for kernel buffers

» Making fast buffer insertion even faster via approximation techniques

» Fast adaptive algorithms for abrupt change detection

» Mixing buffers and pass transistors in FPGA routing architectures

» Relative Depth Layer Extraction for Monoscopic Video by Use of Multidimensional Filter

» Polishing the Right Apple Anytime Classification Also Benefits Data Streams with Constant ...

» The Cyclone Server Architecture streamlining delivery of popular content

» From AAPC Algorithms to High Performance Permutation Routing and Sorting

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	ASPDAC
Authors	Shrirang K. Karandikar, Charles J. Alpert, Mehmet Can Yildiz, Paul Villarrubia, Stephen T. Quay, T. Mahmud

Comments (0)

Sciweavers

Fast Electrical Correction Using Resizing and Buffering

ASPDAC 2007 | Current Design Methodologies | Electrical Violation | Electrical Violation Eliminator | Hardware |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers