Fault Grading FPGA Interconnect Test Configurations

14 years 3 months ago

Download www-crc.stanford.edu

Conventional fault simulation techniques for FPGAs are very complicated and time consuming. The other alternative, FPGA fault emulation technique, is incomplete, and can be used only after the FPGA chip is manufactured. In this paper, we present efficient algorithms for computing the fault coverage of a given FPGA test configuration. The faults considered are opens and shorts in FPGA interconnects. Compared to conventional methods, our technique is orders of magnitude faster, while is able to report all detectable and undetectable faults.

Mehdi Baradaran Tahoori, Subhasish Mitra, Shahin T

Real-time Traffic

Conventional Fault Simulation | FPGA | FPGA Fault Emulation | Hardware | ITC 2002 |

claim paper

» An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults

» Builtin selftest of FPGA interconnect

» FPGA Interconnect Delay Fault Testing

» Embedded Processor Based Fault Injection and SEU Emulation for FPGAs

» Diagnosis of Interconnect Faults in ClusterBased FPGA Architectures

» Methodologies for Tolerating Cell and Interconnect Faults in FPGAs

» Hardwareaccelerated pathdelay fault grading of functional test programs for processorbased...

» BIST Based Interconnect Fault Location for FPGAs

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ITC
Authors	Mehdi Baradaran Tahoori, Subhasish Mitra, Shahin Toutounchi, Edward J. McCluskey

Comments (0)

Sciweavers

Fault Grading FPGA Interconnect Test Configurations

Conventional Fault Simulation | FPGA | FPGA Fault Emulation | Hardware | ITC 2002 |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers