A feasibility analysis of power-awareness and energy minimization in modern interconnects for high-performance computing