Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

92

ICCAD
1993
IEEE

101views Hardware» more ICCAD 1993»

Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits

15 years 6 months ago

Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits

Download www.eecg.utoronto.ca

Kerry S. Lowe, P. Glenn Gulak

Real-time Traffic

Hardware | ICCAD 1993 |

claim paper

Related Content

» A Fuzzy Approach for Variation Aware Buffer Insertion and Driver Sizing

» Power optimal MTCMOS repeater insertion for global buses

» Optimum Prefix Adders in a Comprehensive Area Timing and Power Design Space

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1993
Where	ICCAD
Authors	Kerry S. Lowe, P. Glenn Gulak

Comments (0)