A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks

Packet-based on-chip networks are increasingly being adopted in complex System-on-Chip (SoC) designs supporting numerous homogeneous and heterogeneous functional blocks. These Network-on-Chip (NoC) architectures are required to not only provide ultra-low latency, but also occupy a small footprint and consume as little energy as possible. Further, reliability is rapidly becoming a major challenge in deep sub-micron technologies due to the increased prominence of permanent faults resulting from accelerated aging effects and manufacturing/testing challenges. Towards the goal of designing low-latency, energyefficient and reliable on-chip communication networks, we propose a novel fine-grained modular router architecture. The proposed architecture employs decoupled parallel arbiters and uses smaller crossbars for row and column connections to reduce output port contention probabilities as compared to existing designs. Furthermore, the router employs a new switch allocation technique known ...

• Type: Journal
• Year: 2006
• Where: ISCA
• Authors: Jongman Kim, Chrysostomos Nicopoulos, Dongkook Park
• Keywords: Architecture, Hardware, ISCA 2006, Packet-based On-chip Networks, Permanent Faults