Hierarchy - A CHDStd Tool for the Coming Deep Submicron Complex Design Crisis

Abstract -- This paper describes the use of a hierarchical design representation standard, CHDStd, as part of the architecture of the Chip Hierarchical Design System (CHDS). Details are given on CHDStd-based hierarchy mechanisms and processes required to support Forward Timing-Driven Hierarchical Design capabilities needed for chip design using 0.25u - 0.18u technologies and beyond. These capabilities solve some of the key challenges identified by the semiconductor industry’s Design Productivity Crisis. This paper identifies the role of hierarchy for handling difficult chip design information issues and for large complex chip design.

• Type: Conference
• Year: 1998
• Where: ASPDAC
• Authors: S. Grout, G. Ledenbach, R. G. Bushroe, P. Fisher, D. Cottrell, D. Mallis, S. DasGupta, J. Morrell, J. Sayah, R. Gupta, P. T. Patel, P. Adams
• Keywords: ASPDAC 1998, Chip Design, Chip Hierarchical Design, Hardware, Hierarchical Design