Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

96

DT
2002

56views more DT 2002»

High Defect Coverage with Low-Power Test Sequences in a BIST Environment

15 years 2 months ago

High Defect Coverage with Low-Power Test Sequences in a BIST Environment

Download www.iti.uni-stuttgart.de

Patrick Girard, Christian Landrault, Serge Pravoss

Real-time Traffic

DT 2002 |

claim paper

Related Content

» Random Adjacent Sequences An Efficient Solution for Logic BIST

» On Using Efficient Test Sequences for BIST

» Hardware Generation of Random Single Input Change Test Sequences

» Comparison between Random and PseudoRandom Generation for BIST of Delay Stuckat and Bridgi...

Post Info
More Details (n/a)

Added	18 Dec 2010
Updated	18 Dec 2010
Type	Journal
Year	2002
Where	DT
Authors	Patrick Girard, Christian Landrault, Serge Pravossoudovitch, Arnaud Virazel, Hans-Joachim Wunderlich

Comments (0)