ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis

In this paper dual-K (DKCMOS) technology is proposed as a method for gate leakage power reduction. An integer linear programming (ILP) based algorithm is proposed for its optimization during architectural synthesis. The algorithm uses device-level gate leakage models for precharacterizing register-transfer level (RTL) datapath component library and minimizes the leakage delay product (LDP). The proposed algorithm is tested for several circuits for 45nm CMOS technology node. The experiments show that average gate leakage reduction are 67.7% and 80.8% for SiO2SiON and SiO2-Si3N4, respectively.

• Type: Conference
• Year: 2008
• Where: ISQED
• Authors: Saraju P. Mohanty
• Keywords: Gate Leakage, Gate Leakage Models, Gate Leakage Power, Hardware, ISQED 2008