Information theoretic approach to address delay and reliability in long on-chip interconnects

With shrinking feature size and growing integration density in the Deep Sub-Micron technologies, the global buses are fast becoming the “weakest-links” in VLSI design. They have large delays and are error-prone. Especially, in systemon-chip (SoC) designs, where parallel interconnects run over large distances, the effects of crosstalk are detrimental to the overall system performance due to the large delays and un-reliability involved. This paper presents an information theoretic approach to address delay and reliability in long interconnects. A framework to calculate the capacity of a physical wire is laid out herein. The results for 8-bit wide buses of varying lengths in 0.1µm technology are also presented. The wires are modeled based on their calculated parasitic (R,L,C) values and the coupling (C,L) parameters. Using this model, results are obtained for the data transfer capacity of long interconnects. It is seen that for wide buses, the signal delay distribution has a long t...

• Type: Conference
• Year: 2006
• Where: ICCAD
• Authors: Rohit Singhal, Gwan S. Choi, Rabi N. Mahapatra
• Keywords: Delay Based Clock, Hardware, ICCAD 2006, Signal Delay Distribution, Worst Case Delay