Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

30

FCCM
2000
IEEE

favoriteEmaildiscussreport

82views VLSI» more FCCM 2000»

Interfacing Reconfigurable Logic with a CPU

14 years 3 months ago

Interfacing Reconfigurable Logic with a CPU

Download www.cs.cmu.edu

Kip Walker, Mihai Budiu, Seth Copen Goldstein

Real-time Traffic

FCCM 2000 | VLSI |

claim paper

Related Content

» Operating System Support for Interface Virtualisation of Reconfigurable Coprocessors

» Dynamic CoProcessor Architecture for Software Acceleration on CSoCs

» A Catalog of Hardware Acceleration Techniques for RealTime Reconfigurable System on Chip

» Reconfigurable PCIBus Interface RPCI

» Embedded Programmable Logic Core Enhancements for System Bus Interfaces

» A HyperTransport 3 Physical Layer Interface for FPGAs

» CRUSADE HardwareSoftware CoSynthesis of Dynamically Reconfigurable Heterogeneous RealTime ...

» Synthesis of Optimal Interfaces for Hierarchical Scheduling with Resources

» Using reconfigurability to achieve realtime profiling for hardwaresoftware codesign

Post Info
More Details (n/a)

Added	31 Jul 2010
Updated	31 Jul 2010
Type	Conference
Year	2000
Where	FCCM
Authors	Kip Walker, Mihai Budiu, Seth Copen Goldstein

Comments (0)