This paper presents a new design assistant for analog integrated circuits. The interactive tool is implemented in the Design Framework II of Cadence and supports the designer during circuit design. With the help of this new assistant analog designers can create ad hoc layouts of their circuits. These layouts are automatically extracted, and the updated netlist of the circuit is used for further simulation and optimization steps. Thus the optimization is speeded up and the reliability of the design is improved due to the more accurate modeling of the parasitic circuit elements. The use of the design assistant will be demonstrated by various examples.