Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

66

Voted

ASPDAC
2010
ACM

143views Hardware» more ASPDAC 2010»

Optimizing power and performance for reliable on-chip networks

15 years 16 days ago

Optimizing power and performance for reliable on-chip networks

Download www.asp-dac.itri.org.tw

Aditya Yanamandra, Soumya Eachempati, Niranjan Sou

Real-time Traffic

ASPDAC 2010 | Hardware |

claim paper

Related Content

» Peak Power Control for a QoS Capable OnChip Network

» Packetized OnChip Interconnect Communication Analysis for MPSoC

» Variation Resilient LowPower Circuit Design Methodology using OnChip Phase Locked Loop

» Trafficbalanced IP mapping algorithm for 2Dmesh OnChipNetworks

» A Reconfigurable SourceSynchronous OnChip Network for GALS ManyCore Platforms

» Adaptive Channel Buffers in OnChip Interconnection Networks A Power and Performance Analy...

» Localized OnChip Power Delivery Network Optimization via Sequence of Linear Programming

» Analysis of OnChip Inductance Effects using a Novel Performance Optimization Methodology f...

» Adding SlowSilent Virtual Channels for LowPower OnChip Networks

» Adaptive Power Management for the OnChip Communication Network

Post Info
More Details (n/a)

Added	10 Feb 2011
Updated	10 Feb 2011
Type	Journal
Year	2010
Where	ASPDAC
Authors	Aditya Yanamandra, Soumya Eachempati, Niranjan Soundararajan, Vijaykrishnan Narayanan, Mary Jane Irwin, Ramakrishnan Krishnan

Comments (0)