Parameterizable Architecture-Level SRAM Power Model Using Circuit-Simulation Backend for Leakage Calibration