PM-COSYN: PE and memory co-synthesis for MPSoCs

—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory bottleneck. Therefore, to maximize system performance, it is important to simultaneously consider the PE and on-chip memory architecture design. However, in a traditional MPSoC design flow, PE allocation and on-chip memory allocation are often considered independently. To tackle this problem, we propose the first PE and Memory Co-synthesis (PM-COSYN) framework for MPSoCs. One critical issue in such a memoryaware MPSoC design is how to utilize the available die area to achieve a balanced design between memory and computation subsystems. Therefore, the goal of PM-COSYN is to allocate PE and on-chip memory for MPSoCs with Network-on-Chip (NoC) architecture such that system performance is maximized and the area constraint is met. The experimental results show that, PMCOSYN can synthesize NoC resource allocatio...

• Type: Conference
• Year: 2010
• Where: DATE
• Authors: Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang
• Keywords: DATE 2010, Hardware, On-chip Memory, On-chip Memory Allocation, On-chip Memory Architecture