| Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation Recent countries visiting this post |  |
 | 8 | United States |
| Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation Recent countries visiting this post | |
| 8 | United States |