Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation