Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors