Scheduling and resource binding for low power

Decisions taken at the earliest steps of the design process may have a significantimpact on the characteristics of the final implementation. This paper illustrates how power consumption issues can be tackled during the scheduling and resource-binding steps of high-level synthesis. Algorithms for these steps targeting at low-power data-paths and trading off, in some cases, speed and area for low power are presented. The algorithms focus on reducingthe activity ofthe functional units (adders, multipliers) by minimizing the transitions of their input operands. The power consumption of the functional units accounts for a large fraction of the overall data-path power budget.

• Type: Conference
• Year: 1995
• Where: ISSS
• Authors: Enric Musoll, Jordi Cortadella
• Keywords: Functional Units, Hardware, ISSS 1995, Power Consumption, Power Consumption Issues