ISSS 1995 - PDF Preprint Papers

ISSS 1995 International Symposium on System Synthesis

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISSS-1995 Paper

click to vote

ISSS
1995
IEEE

161views Hardware» more ISSS 1995»

Synthesis of pipelined DSP accelerators with dynamic scheduling

14 years 7 months ago

Download rijndael.ece.vt.edu

To construct complete systems on silicon, application specic DSP accelerators are needed to speed up the execution of high throughput DSP algorithms. In this paper, a methodology...

Patrick Schaumont, Bart Vanthournout, Ivo Bolsens,...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	161	Synthesis of pipelined DSP accelerators with dynamic scheduling	claim
2	121	A comprehensive estimation technique for high-level synthesis	claim
3	117	Scheduling and resource binding for low power	claim
4	116	The Chinook hardware/software co-synthesis system	claim
5	115	A system level design methodology for the optimization of heterogeneous multiprocessors	claim
6	109	1995 high level synthesis design repository	claim
7	104	A path-based technique for estimating hardware runtime in HW/SW-cosynthesis	claim
8	103	Optimal register assignment to loops for embedded code generation	claim
9	101	An approach to interface synthesis	claim
10	100	Optimal code generation for embedded memory non-homogeneous register architectures	claim
11	100	Power analysis and low-power scheduling techniques for embedded DSP software	claim
12	98	On the use of VHDL-based behavioral synthesis for telecom ASIC design	claim
13	96	Time-constrained code compaction for DSPs	claim
14	96	WWW based structuring of codesigns	claim
15	91	Clustering for improved system-level functional partitioning	claim
16	87	Industrial experience using rule-driven retargetable code generation for multimedia applications	claim
17	83	Profiling in the ASP codesign environment	claim
18	68	Procedure exlining: a transformation for improved system and behavioral synthesis	claim
19	66	System level verification of video and image processing specifications	claim
20	59	Multiple-process behavioral synthesis for mixed hardware-software systems	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers