Simultaneous peak and average power minimization during datapath scheduling for DSP processors

The use of multiple supply voltages for energy and average power reduction is well researched and several works have appeared in the literature. However, in low power design using deep submicron and nanometer technology, the peak power, peak power differential, average power and total energy are equally critical design constraints. In this work, we propose datapath scheduling algorithms for simultaneous minimization of peak and average power while maintaining performance by use of dynamic frequency clocking and multiple supply voltages. The algorithms use integer linear programming based models. The dynamic frequency clocking methodology is more useful for data intensive signal processing applications. The effectiveness of our scheduling technique is measured by estimating the peak power consumption, the average power consumption and the power delay product of the datapath circuit. Furthermore, the proposed scheduling scheme is compared with combined multiple supply voltages and multi...

• Type: Conference
• Year: 2003
• Where: GLVLSI
• Authors: Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappidi
• Keywords: Average Power, GLVLSI 2003, Multiple Supply Voltages, Peak Power, VLSI