Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
35
click to vote
ISLPED
1996
ACM
favorite
Email
discuss
report
143
views
Hardware
»
more
ISLPED 1996
»
Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer
14 years 1 months ago
Download
www.cecs.uci.edu
Mitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Ko
Real-time Traffic
Hardware
|
ISLPED 1996
|
claim paper
Related Content
»
Addressing mode driven low power data caches for embedded processors
»
PowerAware Control Speculation through Selective Throttling
»
Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding
»
A LowPower DSP for Wireless Communications
»
Energy Aware Register File Implementation through Instruction Predecode
»
Automatic ADLbased operand isolation for embedded processors
»
An efficient wakeup design for energy reduction in highperformance superscalar processors
»
Techniques for low energy software
»
A fast onchip profiler memory
more »
Post Info
More Details (n/a)
Added
08 Aug 2010
Updated
08 Aug 2010
Type
Conference
Year
1996
Where
ISLPED
Authors
Mitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Kojima, Douglas J. Gorny, Ken-ichi Nitta, Avadhani Shridhar, Katsuro Sasaki, Koichi Seki
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision