System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip

In this work, we provide a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurations. These configurations represent the range of meaningful power and performance tradeoffs that are obtainable by adjusting parameter values for a fixed application mapped onto the SOC architecture. Our approach extensively prunes the potentially large configuration space by taking advantage of parameter dependencies. We have successfully incorporated our technique into the parameterized SOC tuning environment (Platune) and applied it to a number of applications. Keywords System-on-a-chip, parameterized architectures, configurable platforms, embedded systems, system-level exploration, low-power system design, platform tuning.

• Type: Conference
• Year: 2001
• Where: ICCAD
• Authors: Tony Givargis, Frank Vahid, Jörg Henkel
• Keywords: Hardware, ICCAD 2001, Parameterized Architectures, Parameterized Soc, Parameterized System-on-a-chip