Telescopic units: a new paradigm for performance optimization of VLSI designs

—This paper introduces a novel optimization paradigm for increasing the throughput of digital systems. The basic idea consists of transforming fixed-latency units into variable-latency ones that run with a faster clock cycle. The transformation is fully automatic and can be used in conjunction with traditional design techniques to improve the overall performance of speedcritical units. In addition, we introduce procedures for reducing the area overhead of the modified units, and we formulate an algorithm for automatically restructuring the controllers of the data paths in which variable-latency units have been introduced. Results, obtained on a large set of benchmark circuits, show an average throughput improvement exceeding 27%, at the price of a modest area increase (less than 8% on average).

• Type: Journal
• Year: 1998
• Where: TCAD
• Authors: Luca Benini, Enrico Macii, Massimo Poncino, Giovanni De Micheli
• Keywords: Average Throughput Improvement, Faster Clock Cycle, TCAD 1998, Traditional Design Techniques