A unified approach to the extraction of realistic multiple bridging and break faults

The presented fault model uniquely describes all structural changes in the transistor net list that can be caused by spot defects, including faults that connect more than two nets and faults that break a net into more than two parts. The developed analysis method extracts the complete set of realistic faults from the layout and for each fault computes the probability of occurrence.

• Type: Conference
• Year: 1995
• Where: EURODAC
• Authors: Gerald Spiegel, Albrecht P. Stroele
• Keywords: EURODAC 1995, Faults, Presented Fault Model, Transistor Net List, VHDL