Sciweavers

ITC
2000
IEEE

Using on-chip test pattern compression for full scan SoC designs

14 years 4 months ago
Using on-chip test pattern compression for full scan SoC designs
Helmut Lang, Jens Pfeiffer, Jeff Maguire
Added 31 Jul 2010
Updated 31 Jul 2010
Type Conference
Year 2000
Where ITC
Authors Helmut Lang, Jens Pfeiffer, Jeff Maguire
Comments (0)