A voltage-frequency island aware energy optimization framework for networks-on-chip

— In this paper, we present a partitioning, mapping, and routing optimization framework for energy-efficient VFI (Voltage-Frequency Island) based Network-on-Chip. Unlike the recent work [10] which only performs partitioning together with voltage-frequency assignment for a given mesh network layout, our framework consists of three key VFI-aware components, i.e., VFI-aware partitioning, VFI-aware mapping, and VFI-aware routing. Thus our technique effectively reduces VFI overheads such as mixed clock FIFOs and voltage level converters by over 82% and energy consumption by over 9% compared with the previous state-of-art works [10].

• Type: Conference
• Year: 2008
• Where: ICCAD
• Authors: Wooyoung Jang, Duo Ding, David Z. Pan
• Keywords: Energy-efficient Vfi, Hardware, ICCAD 2008, Mixed Clock Fifos, VFI Overheads