Sciweavers

1921 search results - page 118 / 385
» : Designing a Scalable Build Process
Sort
View
DSD
2006
IEEE
131views Hardware» more  DSD 2006»
14 years 25 days ago
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip
Abstract-- Networks-on-Chip will serve as the central integration platform in future complex SoC designs, composed of a large number of heterogeneous processing resources. Most res...
Christian Neeb, Norbert Wehn
ICPP
2006
IEEE
14 years 3 months ago
Data Transfers between Processes in an SMP System: Performance Study and Application to MPI
— This paper focuses on the transfer of large data in SMP systems. Achieving good performance for intranode communication is critical for developing an efficient communication s...
Darius Buntinas, Guillaume Mercier, William Gropp
AAAI
1998
13 years 10 months ago
Conversation Machines for Transaction Processing
We have built a set of integrated AI systems (called conversation machines) to enable transaction processing over the telephone for limited domains like stock trading and banking....
Wlodek Zadrozny, Catherine G. Wolf, Nanda Kambhatl...
IPPS
1998
IEEE
14 years 1 months ago
Design, Implementation and Evaluation of Parallel Pipelined STAP on Parallel Computers
This paper presents performance results for the design and implementation of parallel pipelined Space-Time Adaptive Processing (STAP) algorithms on parallel computers. In particul...
Alok N. Choudhary, Wei-keng Liao, Donald Weiner, P...
CHI
2010
ACM
14 years 2 months ago
Hand in hand with the material: designing for suppleness
Designing for a supple interaction, involving users bodily and emotionally into a ‘dance’ with a system is a challenging task. Any break-ups in interaction become fatal to the...
Petra Sundström, Kristina Höök