Sciweavers

1404 search results - page 154 / 281
» A C to Hardware Software Compiler
Sort
View
EMSOFT
2005
Springer
15 years 9 months ago
Centralized end-to-end flow control in a best-effort network-on-chip
Run-time communication management in a Network-on-Chip (NoC) is a challenging task. On one hand, the NoC needs to satisfy the communication requirements (e.g. throughput) of runni...
Prabhat Avasare, Vincent Nollet, Jean-Yves Mignole...
158
Voted
ASPDAC
2004
ACM
129views Hardware» more  ASPDAC 2004»
15 years 9 months ago
Instruction buffering exploration for low energy VLIWs with instruction clusters
— For multimedia applications, loop buffering is an efficient mechanism to reduce the power in the instruction memory of embedded processors. In particular, software controlled ...
Tom Vander Aa, Murali Jayapala, Francisco Barat, G...
CODES
2002
IEEE
15 years 9 months ago
Locality-conscious process scheduling in embedded systems
In many embedded systems, existence of a data cache might influence the effectiveness of process scheduling policy significantly. Consequently, a scheduling policy that takes in...
Ismail Kadayif, Mahmut T. Kandemir, Ibrahim Kolcu,...
FPL
2009
Springer
179views Hardware» more  FPL 2009»
15 years 8 months ago
Building heterogeneous reconfigurable systems using threads
Field Programmable Gate Arrays (FPGAs) have long held the promise of allowing designers to create systems with performance levels close to custom circuits but with a software-like...
Jason Agron, David L. Andrews
DDECS
2008
IEEE
227views Hardware» more  DDECS 2008»
15 years 5 months ago
Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator
The paper introduces a cryptographic System on a Chip (SoC) implementation based on recent Actel nonvolatile FPGA Fusion chip with embedded ARM7 soft-core processor. The SoC is bui...
Milos Drutarovsky, Michal Varchola