Sciweavers

334 search results - page 14 / 67
» A Case for Deconstructing Hardware Transactional Memory Syst...
Sort
View
ACMMSP
2006
ACM
257views Hardware» more  ACMMSP 2006»
14 years 2 months ago
Memory models for open-nested transactions
Open nesting provides a loophole in the strict model of atomic transactions. Moss and Hosking suggested adapting open nesting for transactional memory, and Moss and a group at Sta...
Kunal Agrawal, Charles E. Leiserson, Jim Sukha
ISCA
1996
IEEE
120views Hardware» more  ISCA 1996»
14 years 26 days ago
Missing the Memory Wall: The Case for Processor/Memory Integration
Current high performance computer systems use complex, large superscalar CPUs that interface to the main memory through a hierarchy of caches and interconnect systems. These CPU-c...
Ashley Saulsbury, Fong Pong, Andreas Nowatzyk
ISCA
2006
IEEE
125views Hardware» more  ISCA 2006»
14 years 2 months ago
Architectural Semantics for Practical Transactional Memory
Transactional Memory (TM) simplifies parallel programming by allowing for parallel execution of atomic tasks. Thus far, TM systems have focused on implementing transactional stat...
Austen McDonald, JaeWoong Chung, Brian D. Carlstro...
FCCM
2007
IEEE
108views VLSI» more  FCCM 2007»
14 years 3 months ago
Configurable Transactional Memory
Programming efficiency of heterogeneous concurrent systems is limited by the use of lock-based synchronization mechanisms. Transactional memories can greatly improve the programmi...
Christoforos Kachris, Chidamber Kulkarni
NOMS
2010
IEEE
163views Communications» more  NOMS 2010»
13 years 7 months ago
DReaM-Cache: Distributed Real-Time Transaction Memory Cache to support two-factor authentication services and its reliability
—PhoneFactor is a two-factor authentication service that combines the knowledge-based authenticator with an objectbased authenticator in which the object-based authenticator has ...
Haiyang Qian, Chandra Sekhar Surapaneni, Marsh Ray...